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Using a full three-dimensional 3D, quantum transport simulator, we theoretically investigate the
effects of surface roughness scattering SRS on the device characteristics of Si nanowire transistors
SNWTs. The microscopic structure of the Si/SiO2 interface roughness is directly treated by using
a 3D finite element technique. The results show that 1 SRS reduces the electron density of states
in the channel, which increases the SNWT threshold voltage, and 2 the SRS in SNWTs becomes
less effective when fewer propagating modes are occupied, which implies that SRS is less important
in small-diameter SNWTs with few modes conducting than in planar metal-oxide-semiconductor
field-effect-transistors with many transverse modes occupied. © 2005 American Institute of Physics.
DOI: 10.1063/1.2001158
The silicon nanowire transistor SNWT is attracting
broad attention as a promising structure for future
electronics.1,2 Therefore, understanding carrier transport in Si
nanowires becomes increasingly important. Careful studies
are needed to experimentally explore transport in SNWTs,
but it is also clear that a theoretical understanding is simi-
larly important. In this letter, we present a theoretical explo-
ration of the Si/SiO2 interface roughness scattering, or sur-
face roughness scattering SRS,3–5 in SNWTs.
It is well-known that scattering due to Si/SiO2 interface
roughness is important in planar silicon metal-oxide-
semiconductor field-effect transistors MOSFETs, and it is
expected to be even more important in ultrathin-body
silicon-on-insulator UTBSOI MOSFETs.3 For bulk MOS-
FETs, electrons are confined at the Si/SiO2 interface by an
electrostatic potential well. Under high gate bias, the poten-
tial well is thin, electrons are confined very near the inter-
face, SRS increases, and the effective mobility decreases.
For UTBSOI MOSFETs, the confining potential is deter-
mined by the film thickness, and SRS can be enhanced by
the roughness at the two interfaces.3 In a SNWT, the channel
is surrounded by the Si/SiO2 interfaces, so one might expect
SRS to dominate transport. We will show, however, that SRS
may be less important in SNWTs than in planar devices be-
cause of the one-dimensional 1D nature of the SNWT
channel.
In Ref. 6, we developed a full three-dimensional 3D,
quantum transport simulator of SNWTs based on the
effective-mass approximation. In this work, to investigate the
effects of SRS on small-diameter 3 nm SNWTs with
physically rough Si/SiO2 interfaces, we make use of this pre-
viously developed simulator. The simulated structure is a
gate-all-around SNWT with a rectangular cross section and a
100 oriented channel see Fig. 1. Following previous work
on SRS,3–5 we assume an abrupt, randomly varying interface
between the Si and SiO2, parametrized by a root mean square
rms amplitude and an autocovariance function.7,8 The sta-
tistical nature of the roughness will depend on the nanowire
fabrication methods and may differ considerably from that
arising during the high temperature oxidation of a planar Si
surface. Nevertheless, since our objective is to discuss gen-
eral insights into the physics of SRS in SNWTs, we will
employ the roughness parameters for a planar 100 Si/SiO2
interface obtained from Ref. 7. Our use of a continuum level
description may be questioned, but we believe that it is a
FIG. 1. a Schematic diagram of the simulated gate-all-round SNWT. The
source/drain doping concentration is 21020 cm−3 and the channel is un-
doped. There is no source/drain overlap with the channel and the gate length
is L=10 nm. VS, VD, and VG are the applied voltage biases on the source,
drain, and gate, respectively; b cross section of the SNWT with a specific
interface roughness pattern for the slice at X=9.0 nm. For the device with
smooth Si/SiO2 interfaces, the Si body thickness is TSi=3 nm, the wire
width is WSi=3 nm, and the oxide thickness is 1 nm; c confined wave
functions for the slices at X=7.8 nm, X=8.0 nm, and X=8.2 nm,
respectively.
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useful first step that gives insight into how the magnitude
and spatial coherence of potential fluctuations influence car-
rier transport. In contrast to previous work,3–5 which made
use of perturbation theory to compute the surface roughness
scattering rate, we treat the physically rough structure di-
rectly.
The microscopic structure of the Si/SiO2 interface
roughness is implemented into the 3D simulator according to
the following procedure. We first discretize the simulation
domain with a 3D finite element mesh;6 each element is a
triangular prism with a 2 Å height and edge length, compa-
rable to the size of roughness at the 100 Si/SiO2 interface.
7
Next, we generate a two-dimensional 2D random distribu-
tion across the whole Si/SiO2 interface unfolding the four




where Lm is the correlation length, m is the rms fluctuation
of the roughness, and x is the distance between two sampling
points at the interface. Based on the 2D random distribution,
the types of the elements at the Si/SiO2 interfaces may be
changed from Si to SiO2 or reversely, to mimic the rough
interfaces see Fig. 1b.
After the roughness is implemented, electron transport
through the rough SNWT is simulated by using the nonequi-
librium Green’s function approach.9 With a coupled mode
space CMS representation,6,10–12 the wave function defor-
mation due to the roughness is treated. The simulation
methodology has been described in detail in Refs. 6 and 10.
To emphasize the role of SRS on electron transport, we do
not include any other scattering mechanisms, so coherent
transport is assumed inside the device. Oscillations in the
current due to quantum interference might be expected, but
the averaging over a thermal distribution of wavelengths that
occurs is sufficient to suppress them. The length of the
channel 10 nm is long enough to ensure that sufficient av-
eraging takes place so that sample specific effects are not
observed. The simulated results for the rough SNWT are
then compared with those for a device with the same geo-
metrical parameters e.g., nominal oxide thickness and Si
body thickness but smooth Si/SiO2 interfaces. By doing this,
the effects of SRS on SNWT device characteristics can be
clearly identified.
Figure 2 plots the electron subband profile left column
at the ON-state VGS=VDS=0.4 V in the simulated SNWT
with rough and smooth Si/SiO2 interfaces. The correspond-
ing transmission coefficients right column for both the
rough and smooth SNWTs are also shown. Note that the
modes are coupled in the simulation; we show them sepa-
rately for illustrative purposes only. It is clearly seen in the
energy versus X plot that the presence of the roughness in-
troduces significant fluctuations in the electron subbands,
which lead to fluctuating elements in the diagonal terms of
the device Hamiltonian for details, see Eq. 7 in Ref. 6 and
act as a scattering potential. At the same time, the shape of
the confined wave function also varies from slice to slice
along the wire in the rough SNWT see Fig. 1c for an
example, which produces deformation and coupling ele-
ments in both diagonal and off-diagonal terms of the device
Hamiltonian for details, see Eqs. 7, 8b, and 8c in Ref.
6, and consequently lowers the transmission. This effect
has been named “wavefunction deformation scattering.”13–15
To examine the significance of wave function deformation
scattering, we plot an energy versus transmission curve dot–
dashed for the rough SNWT calculated by the uncoupled
mode space UMS approach,6 in which only the variations
in the electron subbands are included while the deformation
and coupling terms are discarded. The fact that the UMS
approach significantly overestimates the transmission for the
rough device infers that wave function deformation scatter-
ing dominates the transport. This is an important finding be-
cause common perturbation theory treatments3–5 of SRS
scattering typically treat the subband energy fluctuations but
not the wave function deformation scattering.
From the energy versus transmission plot, we find that
the difference between the transmission curve for the rough
SNWT and that for the smooth device becomes more and
more noticeable as energy increases. This occurs because as
energy increases, more subbands modes become conduc-
tive and the coupling between different modes efficiently re-
FIG. 2. Electron subband profile for the 010 valleys and the correspond-
ing transmission coefficients for the simulated SNWT TSi=WSi=3 nm with
smooth and rough Si/SiO2 interfaces. The roughness parameters used are
Lm=0.7 nm and rms=0.14 nm Ref. 7. The device is at the ON-state
VGS=VDS=0.4 V, so the source and drain Fermi levels are equal to 0 eV
and 0.4 eV, respectively.
FIG. 3. IDS vs VGS curves for the simulated SNWT TSi=WSi=3 nm with
smooth solid and rough dashed with symbols Si/SiO2 interfaces. VDS
=0.4 V. Three samples triangles, crosses, and circles of the rough SNWT
are generated based on the same roughness parameters Lm=0.7 nm and
rms=0.14 nm but different random number seeds. The SNWT threshold
voltage VT is defined as IDS VGS=VT ,VDS=0.4 V=210−7 WSiA,
where WSi is in nm. The inset illustrates the reduction of electron DOS at
low injection energies caused by SRS.
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duces the transmission in the rough SNWT. In other words,
SRS becomes more significant as more modes conduct. As
we will show later, this effect has an important impact on the
role of SRS on SNWT device characteristics.
Figure 3 plots the IDS vs VGS curves in a semilogarithmic
scale for both the rough and smooth SNWTs. The results
show that there is a distinct threshold voltage VT increase
caused by SRS. In the low gate bias region, the lateral dis-
placement of the smooth and rough characteristics implies a
VT increment of 30 mV for the roughness parameters we
used Lm=0.7 nm and rms=0.14 nm and varies little from
sample to sample. The increase in VT due to SRS was unex-
pected and the reason for it is as follows. Due to SRS, injec-
tions at low energies are blocked in the rough SNWT, which
reduces the density-of-states DOS near the band edge see
the Fig. 3 inset. The lowered DOS near the band edge re-
duces the charge density in the subthreshold regime, and
consequently increases VT in the rough SNWT. This effect
would be modest in a conventional MOSFET with an
energy-independent DOS above the band edge, but it be-
comes pronounced in a 1D wire with a singularity in the
DOS at the band edge.
Finally, we explore the effects of SRS on the SNWT
drain current above threshold. To do this, we compute a cur-
rent ratio = IDS
rough/ IDS
smooth at the same gate overdrive,
VGS–VT, for both rough and smooth SNWTs. By comparing
currents rough versus smooth at the same gate overdrive,
the effect of the VT increasing induced by SRS is removed.
This allows us to examine whether the roughness can cause a
significant reduction of SNWT ON-current by backscatter-
ing. Figure 4 shows the  vs gate overdrive curves for the
SNWTs with different wire widths and roughness param-
eters. Several interesting phenomena are observed. First, all
the simulated structures display a decreasing  with an in-
creasing gate overdrive. This occurs because more modes
become conductive under higher gate bias, which, as de-
scribed earlier, enhances SRS in the SNWTs.
Second, based on the roughness parameters we used,
Lm=0.7 nm and rms=0.14 nm, which are typical of an oxi-
dized Si/SiO2 interface,
7 the SNWT with WSi=3 nm solid
achieves a surprisingly high 0.9 at a typical ON-state
condition gate overdrive =0.3 V for a 0.4 V supplied volt-
age. The same amount of surface roughness scattering se-
verely degrades the mobility of a planar MOSFET under a
high gate bias.13 To explore the effects of Lm, two additional
values 1.4 nm for circles and 3.0 nm for triangles were
examined. The results show that  is insensitive to Lm, as
expected from the averaging over a distribution of wave-
lengths that occurs at room temperature and high drain bias
VDS=0.4 V. In contrast, doubling the rms diamonds
clearly degrades  at the same gate overdrive, indicating the
importance of maintaining relatively smooth Si/SiO2 inter-
faces for the high performance application of SNWTs.
Third, increasing the wire width reduces the strength of
quantum confinement and thus increases the number of con-
ducting modes in the SNWT. Our results solid versus
dashed clearly show that with a larger number of conducting
modes in the wider WSi=9 nm SNWT, SRS is much stron-
ger than in the narrower WSi=3 nm device. This observa-
tion also suggests that SRS is more serious in a planar MOS-
FET, which can be viewed as a SNWT with a very large wire
width.
In summary, we theoretically investigated SRS in SN-
WTs by using a full 3D, self-consistent, quantum mechanical
simulator. The microscopic structure of the Si/SiO2 interface
roughness was implemented into the simulator using the 3D
finite element method. We found that 1 SRS reduces the
electron density of states in the channel, which increases the
SNWT threshold voltage, and 2 SRS in SNWTs becomes
less serious when fewer propagating modes conduct, imply-
ing that SRS will be less important in small-diameter SN-
WTs than in planar MOSFETs with many transverse modes
occupied. This work provides important insights into the na-
ture of SRS in SNWTs and suggests that SRS may not be as
important in small-diameter nanowires as it is in conven-
tional, planar MOSFETs.
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